Design of Ternary Logic and Arithmetic Circuits Using GNRFET
نویسندگان
چکیده
منابع مشابه
High-Speed Ternary Half adder based on GNRFET
Superior electronic properties of graphene make it a substitute candidate for beyond-CMOSnanoelectronics in electronic devices such as the field-effect transistors (FETs), tunnel barriers, andquantum dots. The armchair-edge graphene nanoribbons (AGNRs), which have semiconductor behavior,are used to design the digital circuits. This paper presents a new design of ternary half a...
متن کاملModeling and Implementation of Reliable Ternary Arithmetic and Logic Unit Design Using Vhdl
Multivalve logic is a reliable method for defining, analyzing, testing and implementing the basic combinational circuitry with VHDL simulator. It offers better utilization of transmission channels because of its high speed for higher information carried out and it gives more efficient performance. One of the main realizing of the MVL (ternary logic) is that reduces the number of required comput...
متن کاملDesign and Implementation of MOSFET Circuits and CNTFET, Ternary Multiplier in the Field of Galois
Due to the high density and the low consumption power in the digital integrated circuits, mostly technology of CMOS is used. During the past times, the Metal oxide silicon field effect transistors (MOSFET) had been used for the design and implementation of the digital integrated circuits because they are compact and also they have the less consumption power and delay to the other transistors. B...
متن کاملDesign and Implementation of MOSFET Circuits and CNTFET, Ternary Multiplier in the Field of Galois
Due to the high density and the low consumption power in the digital integrated circuits, mostly technology of CMOS is used. During the past times, the Metal oxide silicon field effect transistors (MOSFET) had been used for the design and implementation of the digital integrated circuits because they are compact and also they have the less consumption power and delay to the other transistors. B...
متن کاملDesign of Arithmetic Circuits Using Resonant Tunneling Diodes and Threshold Logic
This paper describes the design of arithmetic circuits based on hybrid integrated resonant tunneling diodes and heterostructure eld-e ect transistors. The key components are depth-2 parallel counters consisting of multiple terminal threshold gates. In particular, we propose a novel parallel addition scheme by combining threshold logic and systolic VLSI-algorithms for bit-level computations. The...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Open Journal of Nanotechnology
سال: 2020
ISSN: 2644-1292
DOI: 10.1109/ojnano.2020.3020567